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Burn-in is a well-known technique that helps to accelerate failure mechanisms to surface out 
latent defects, which are not activated during normal testing of the VLSI devices. The devices 
are kept at a specified high temperature, for a specified period, in static or dynamic conditions. 
Since this method is cumbersome, an alternate method based on complementary metal oxide 
semiconductor (CMOS) signal switching for VLSI devices is considercd. The majority of power 
dissipation in CMOS circuitry is due to the switching current associated with charging and 
discharging of load capacitances. Hence, if the test vectors can be so designed that maxim~~m 
activity is conjured, the stress on the device can be maximised. In this paper, a new algorithm 
for generation of these power vectors from a gate-level description of the circuit is presented. 
The method has been applied to different circuits and the results compared. 
Kqmonls: Bum-in simulation, latent defects, failure mechanisms, burn-in test vectors, stress testing, 
VLSI devices, VLSI circuits, CMOS signal switching, power vectors, algorithm, CMOS 
gates, CMOS device, complementary metal oxide semiconductor device 
1. INTRODUCTION the VLSI circuits. Stressing thc circuit with high 
current densities and temperature can activate such VLSI c i rcui t s  a r e  increasingly be ing  used defects .  i n  space applications due  t o  their technological 
advancements  in miniaturisat ion,  resu l t ing  in Stress Testing 
higher performance and increased complexity o f  
the integrated circuits (ICs). Bu t  the usage o f  Burn-in stresses the circuit for wceding out 
these devices in space applications cal ls  for high infant mortality problems. Monitored burn-in is the 
reliability. The  design and fabrication techniques most effective test in detecting these dcfccts, but 
can  propagate into the chip defects. Units  with , i t  requires application o f  test vectors during burn- 
infant mortality problems often have latent defects, in. But s ince these tests are very tedious, strcss 
which cannot  be  detected during normal testing o f  testing is adopted, wherein latent defects can bc 
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weeded out by higher current densities or localised 
current stresses while achieving high fault coverage. 
Here, the stress test vectors are exercised on a 
circuit for a desired period to separate devices 
with infant mortality issues. 
1.2 Power Dissipation in CMOS 
Power dissipation in complementary metal oxide 
semiconductor (CMOS) circuits is due to the three 
main factors-leakage current, short-circuit current, 
and switching current associated with charging or 
discharging load capacitances. The latter component 
contributes to the majority of power in the CMOS 
gates. It is to be noted that computing the dissipation 
of a complex gate is modified by the switching 
activity factor&,,. While this factor can be easily 
computed for an inverter, it turns out to be far 
more complex in the case of higher-order gates 
and circuits. One concern is that the switching 
activity of a network i s  a function of the nature 
and statistics of the input signals. If the input 
signals remain unchanged, no switching happens 
and the dynamic power dissipation is zero. On the 
other hand, rapidly changing signals provoke plenty 
of switching, and hence, dissipation. Other factors 
influencing the activity are the circuit style, the 
function to be implemented and the overall network 
topology. 
1.3 Activity Generator 
Maximising the activity of a circuit is the key 
in generating the test vectors for bum-in simulation. 
All published methods for the estimation of 
the signal activity involve estimation of the signal 
probability, which is the probability of a signal 
taking a logic value of 1. If the primary input signal 
probabilities and activities are known apriori, the 
generation of the test vector could have been simplified. 
As this is not the case, simulation is called for. For 
this, test vectors are generated, such that all the 
primary output and the internal nodes are toggled. 
The target is that a 1 to 0 and a 0 to 1 transition 
occurs in the circuit under consideration. 
2. GRAPH-BASED ACTIVITY GENERATION 
The problem of re-ordering the test vectors 
can be considered as a graph-traversal problem. 
The graph consists of vertices formed by various 
test vectors, edges are formed by weighed Hamming 
distance of the logic values of all the intermediate 
nodes of the circuit generated by one test vector 
wrt other and the weight is a decimal value associated 
with a node based on its criticality (if any). Usually 
the weight is taken as 1. 
Some of the key terms used in the description 
of the algorithm are: 
Level of a gate: The level of a gate is a 
measure of its distance from the primary input. 
The primary input are level zero. The level of 
a gate is one higher than the highest level 
input to this gate. 
Current  gate: This is defined as a gate of 
the current level, which is presently considered 
for the backward drive (consistency/justification). 
Pivotal vector: Pivotal vector (PV) is the 
first vector, based on which the next maximum 
activity vector is computed using the algorithm. 
Propagating power vector set: Propagating 
power vector set (PPVS) is the set of test 
vectors in that order which may result 
in maximum activity of the circuit under 
consideration. PPVS will have PV as the first 
element. 
Power vector set: Power vector set (PVS) 
is the set of test vectors in that order which 
results in maximum activity of the circuit under 
consideration. This is basically the ordered 
PPVS. 
Non-repeating vector: Non-repeating vector 
(NRV) is an input vector, which will occur 
only once in PVS. 
Weighed Hamming distance: The weighed 
Hamming distance of a vertex of a graph wrt 
another vertex is the Hamming distance of the 
internal logic states of all the nodes of the 
circuit, created by the corresponding test vectors 
wrt the same created by a test vector of the 
adjacent vertex. In calculating the weighed 
Hamming distance based on the criticality of 
the node of a circuit, weights can be added. 
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2.1 Rules of Algorithm 2.2.1 Algorithm Illustrated 
The two rules have been formulated, which 
a ~ d  in the completion of the algorithm to follow. 
The first rule aids in test generation and the 
second in ordering the test vectors. 
Rule 1: If the current gate output is not a prlmary 
output, find the input vectors targeting 
the logical state of the current gate, such 
that any of the primary output gets toggled. 
If the current gate is a prlmary output, 
backtrack to find the input vectors. The 
input vectors are generated uslng 
D-algorithm or PODEM. 
Rule 2: Compute the PVS as the set of test 
vectors corresponding to the vertices of 
the maximum spanning tree of the graph, 
in that order in which the tree is traversed. 
2.2 Algorithm 
A high level description of the algorithm is 
appended below: 
Levelise the circuit 
Select a pivotal vector 
Do logic simulation of the circuit 
begin 
current level = maximum level 
repeat 
for all gates in the current level 
do 
complement the logical state of the 
current gate 
find the NRV w ~ t h  rulel. 
If (NRV*O) then 
begin 
Attach this NRV as the next element 
of PPVS 
compute the logical state of 
all nodes wtth t h ~ s  NRV 
compute the weighed Hamming 
d~stance of the edges formed w ~ t h  
previous vertices 
e l se  
update current gate w ~ t h  the next gate 
end 
od 
decrement current level by 1 
until (current level = first level) 
end 
Obta~n the PVS using rule 2 
The algorithm has been illustrated using a typical 
circuit (Fig. 1). 
Figure I .  Circuit I 
PV is 11. 
PPVS = (11) 
Level = 3 
NRV = { lo )  
PPVS = (11,10) 
Level = 2 
NRV = (00) 
PPVS = (11,10,00) 
NRV = (01) 
PPVS = ( 1  1,10,00,01) 
Level = l 
NRV = 0 (since the vector computed l l 
. is not an NRV) 
PPVS = (11, 10, 00, 01)  
Next, one has to construct the maximum 
spanning tree of the graph with nodes A, B, C ,  D 
with logical output 01 1, 101, 1 11, and 110. 
The graph is given in Fig. 2. The vertlces 
represent the test vectors (given in the square 
brackets) generated using rule 1 .  The log~cal values 
of the internal nodes corresponding to each test 
vector are given in the curved brackets. Thc edges 
represent the weighed Hamming d~stancc of cach 
vertex wrt its adjacent vertex. 
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Rgure 2. Graph for the four test vectors of the circuit in 
Fig. 1. 
As per rule 2, one obtains the following 12 
vector sets for PVS: 
These 12 vector sets will have the maximum 
activity, and hence, maximum toggle coverage. Any 
of these test vector sets will be sufficient for the 
application. 
2.3 Toggle Coverage Analysis 
The toggle coverage analysis is given in 
Table 1. 
Table I .  Vector ordering 
Case No. Vector order 
Case 1 
Case 2 
Case 3 
Case 4 
Case 5 
Case 6 
Case 7 
Case 8 
Case 9 
Case 10 
Case 11 
Case 12 11 00 10 01 
Case 13 10 11 00 01 
Case 14 10 11 01 00 
Case 15 10 01 11 00 
Case 16 10 01 00 11 ' 
Case 17 10 00 01 11 
Case 18 10 00 11 01 8 
Case 19 01 11 00 10 , 
Case 20 01 11 10 00 
Case 2 1 01 10 11 00 
Case 22 01 10 00 11 
Case 23 01 00 10 11 
Case 24 01 00 11 10 
For the four vectors, maximum 4! = 24 
re-ordering cases are poss~ble. AII the 24 cases 
and the respectwe toggle coverage have been listed . 
(Table 2). 
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Table 2. Toggle coverage 3. RESULTS 
Vectm Toggling of each node Total Total toggle 
set toggling coverage 
P Q R (%) 
Case 1 
Case 2 
Case 3 
Case 4 
Case 5 
Case 6 
Case 7 
Case 8 
Case 9 
Case 10 
Case 11 
Case 12 
Case 13 
Case 14 
Case 15 
Case 16 
Case 17 
Case 18 
Case 19 
Case 20 
Case 21 
Case 22 
Case 23 
Case 24 
It has been observed that ordering by this 
method results in the highest toggle coverage 
sequence. 
The above algorithm has been exercised on 
four different circuits whose characteristics are 
given in Table 3. The toggle coverage of the circuit 
has been computed. Table 3 lists the circuit and 
its toggle coverage for power vectors. 
Table 3. Circuit property and toggle covcnge 
Circuit Circuit Vector Toggle 
No. Property length coverage 
PA) 
1 4 nand - 4 83.3 
reconvergent 
2 nand-and-or 4 100.0 
3 3 or-nor-and 5 100.0 
4 4 nand - 5 100.0 
reconvergent (PI = 4) 
4. CONCLUSION 
A method for generating and ordering of test 
vectors has been presented to achieve maximum 
circuit activity. The method generates test vectors 
from a gate-level description of the circuit. These 
vectors can be used as burn-in test vectors for 
VLSI devices by targeting for maximum power 
dissipation. This algorithm has been exercised on 
different circuits and the toggle coverage computed. 
It has been shown that ordering by this method 
results in the generation of the highest toggle coverage 
sequence. The method is robust enough to handle 
various gate configurations. 
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